Introduction
The primary function of a differential amplifier is to produce an output signal that is a linearly amplified version of the normally small difference between two input signals, while rejecting the larger part of the two input signals that are common to both of them. The extent to which it is able to do this successfully is quantified by the 'Common-ModeRejection-Ratio' (CMRR), an important parameter in differential amplifiers for many applications, particularly in medical instrumentation [1] . The most commonly encountered common-mode voltage is line or mains interference, at 50Hz or 60Hz. However, with increasing use of switched-mode power supplies and other higher frequency generators, good CMRR at higher frequencies is becoming more important to reduce the amplitude of high frequency common-mode signals in precision instrumentation applications. There have been many improvements to the classical differential pair amplifier [2] [3] [4] that improve the CMRR. However, almost all increasing the low frequency CMRR by reducing the common-mode gain, but little has been published to date to address the need for higher CMRR bandwidth performance. This paper outlines a circuit technique that specifically addresses this issue by reducing the tail sink-current capacitance significantly, resulting in a substantial increase in the CMRR bandwidth. Simulation results for an exemplary MOSFET source-coupled differential design, illustrate the advantage of the technique. It produces a four-fold CMRR bandwidth improvement.
Normal Circuit Operation
The amplifier shown in Fig.1 is a standard type of MOSFET directly-coupled differential amplifier, appropriately labelled for the discussion that follows. It is well-known that such a source-coupled differential pair amplifier provides good performance provided M 1 and M 2 are well-matched. That is achievable with good IC design techniques, such as the use of common-centroid layout methodology. 
CMRR-Bandwidth Extension
is in the common-gate connection with its gate connected to DC voltage V GG , where V DD >V GG >V SS . The drain current I T is supplied by the Tail Current Generator (TCG) connected to its source. TCG can be merely a resistor but is often a current generator in order to increase the incremental output resistance, R T , seen looking into the drain of M 3. This needs to be a high value for a low common-mode gain and hence a high CMRR at low frequencies. TCG will have an unavoidable nodal capacitance, C T , associated with it. This needs to be low to maximize the CMRR bandwidth.
The amplifier inputs 1 and 2 and, in this particular case, the single output 0 can each be considered to comprise two components, (i) a differential-mode component, , and (ii) a common-mode component, . Thus,
(1)
and,
The differential-mode voltage gain, , and the commonmode voltage gain, , are defined as follows,
The CMRR, denoted here by the symbol , is defined as,
, and are frequency-dependent, hence so too is . For the determination of the differential-drive considered, the long-tailed pair, formed by M 1 , M 2 and its common-source tail current I T , is imagined to be reconfigured as two commonsource half circuits. By inspection, has a DC and very-lowfrequency gain of magnitude g m .R' L /2, where g m is the transconductance of each of M 1 , M 2 at a DC operating current I T /2 and R' L = R L // r ds (r ds being the drain-source incremental resistance of each of the MOSFETs ). Based on the work of [5] , with appropriately modified notation, A d exhibits a dominant pole at a radian frequency pc
In this equation, C gs and C gd have their usual MOSFET significance and L C is the load capacitance existing at the drain of each of M 1 , and of M 2 .
For the determination of A C , the circuit is regarded as two separate stages, each having a source load
(where,
Hence, in terms of the complex frequency variable s,
Thus, A c exhibits a DC and very low-frequency gain of magnitude -R' L /2R T, and a pole at a radian frequency pc
T C comprises three capacitances, C gd3 and C db3 , respectively the drain-gate and drain-substrate capacitance of M 3 , together with C S the stray capacitance at its drain, thus,
The zero at zc  on the plot of Ac versus  now appears as a pole on the CMRR-frequency plot in addition to the pole at 
So, for a specified and practically achievable o , zc  is maximized by minimizing C T . This can be done, as described below, by using a MOSFET variant of an elegant bipolar technique outlined by Baxandall and Swallow [6] , but seemingly neglected in the literature until investigated in detail in recent years by Terzopoulos [7] .
In passing, it is worth noting that the constancy of the product o zc  with variation in T R is analogous to the constancy of the gain-bandwidth product in resistively loaded commonsource (and common-emitter) voltage amplifier stages.
Improved CMRR Circuit
The circuit shown in Fig.2 is a modified version of Fig.1 , in that an additional common-gate connected P-MOS transistor, M 4 , is now incorporated into the circuit to compensate for C dg3, and M 4 operates with its gate connected to a DC supply, V XX , where, V DD >V XX >V SS , and its source is connected to the gate of M 3 . It is supplied with a DC bias current, I X , and its drain is connected to the source of M 3 . A change in the drain voltage of M 3 gives rise to a change in the gate-drain capacitance, C dg3 .
A part, , of is returned to the source circuit of M 3 . Hence, at the drain terminal of M 3 , C gd3 appears to be a substantially smaller capacitance C' gd3 .
The nodal capacitance at the drain of M 3, which was designated T C in Fig.1 , now becomes
If zc '  is the new CMRR bandwidth then,
The condition , for a given value of I T .
Results and Discussion
To demonstrate the proposed bandwidth extension technique, Fig.2 was simulated for an illustrative, but not necessarily optimised, design using CADENCE/ VIRTUOSO, with process tsmc18rf technology. The channel length for all the transistors was 180nm, and the gate widths of corresponding transistor number subscript, were: w 1 =w 2 =1μm; w 3 = 10μm; w 4 =20μm. Test conditions were; R S =0, V DD =5V; V XX =-2.5V; V SS =-5V; V GG =1V; I X =0. 1mA; I T =1mA. I X was the output of a PMOS 1:1 current mirror with a cascode output stage. TCG was an NMOS 1:1 current mirror with a double-cascode output stage added to give increased incremental output resistance.
In the test mode, Fig.2 was used throughout. In the first series of tests the CMRR-frequency performance of Fig.1 was simulated. To achieve this the drain terminal of M 4 was disconnected from the source of M 1, and connected instead to V SS . The output of the TCG was set to 1mA. Graph (A) in Fig.3 shows the resulting CMRR performance.
In a second series of tests, intended to show the improvement in CMRR bandwidth, the circuit shown in Fig.2 was used with the output of the TCG set to 1.1mA. Thus, M 3 operated under the same DC conditions for both tests. The CMRR performance is shown by Graph (B) in Fig.3 . The CMRR 
as determined from the phase-shift corresponding to the -3dB points, is more than quadrupled.
In a third series of tests to see what happens when the design of Fig.1 was operated with same total current as the proposed design of Fig.2 . I T in Fig.1 was 1 .1mA, the current used for Fig.2 . The resulting CMRR-frequency plot is curve C, which shows a lower cut-off frequency than curves A and B. Curves A, B and C all have slightly different values of o . This is because the different DC bias currents in the tests leads to differing values of the small signal parameters g m and r ds of the MOSFETs (and hence differing values for R T ). Curves A and C are for the same T C , but the effective T R of T C is greater than that of A. In accordance with the discussion in section 2, above, this means a lower zc  but that the curves are coincident well above their cut-off frequencies.
It should be noted that the load resistors (R L ) have been used to simplify the discussion and analysis. The resistive loads gave a low frequency value of A d in the region of 60dB. In practice it is most likely that P-MOS transistors configured as active load current sources would be used instead to provide a considerably higher A d . However, the method of increasing bandwidth of CMRR which has been presented here is still maintained with active loads in the drains of M 1 and M 2 .
In this paper a MOSFET differential amplifier has been considered because of the growing importance of CMOS in analogue circuit design. However, depending on the application, bipolar transistors maybe employed, instead of MOSFETs, with M 1 , M 2 , M 3 , M 4 being replaced by bipolar transistors Q 1 , Q 2 , Q 3 , Q 4 respectively. Then the presence of Q 4 not only partially compensates of the collector-base capacitance of Q 3 but, as shown in [7] , it also increases the incremental output resistance seen looking into its collector.
Conclusions
The addition of only one transistor, plus associated bias circuitry, into a conventional source-coupled differential amplifier has been shown to extend the CMRR bandwidth substantially. This performance improvement is a result of local feedback reducing the source-coupled nodal capacitance of the differential pair. This technique is primarily applicable to an integrated circuit realization of the source-coupled differential amplifier because closely matched transistors operating at the same temperature are essential for satisfactory operation. 
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